

a plurality of copper interconnect metallization lines and conductive vias defined in each of a plurality of interconnect levels of the semiconductor device, the plurality of copper interconnect metallization lines and conductive vias isolated from each other by an air dielectric; and

a plurality of supporting stubs, each of the plurality of supporting stubs configured to be formed from a same contiguous material, each of the plurality of supporting stubs further configured to form a filled supporting column that extends through the plurality of interconnect levels of the semiconductor device.

2. A semiconductor device as recited in claim 1, wherein the plurality of copper interconnect metallization lines and conductive vias define dual damascene structures.

¹
B 3. (Amended) ^C A semiconductor device as recited in claim 1, wherein the plurality of supporting stubs is not electrically interconnected to the plurality of copper interconnect metallization lines and conductive vias.

4. A semiconductor device as recited in claim 1, further comprising:
a passivation layer defined over a topmost layer of the copper interconnect metallization lines and conductive vias.

5. A semiconductor device as recited in claim 4, wherein the plurality of supporting stubs further support the passivation layer.

6. A semiconductor device, comprising:
a substrate having transistor devices;

a plurality of copper interconnect metallization lines and conductive vias defined in each of a plurality of interconnect levels of the semiconductor device, the plurality of copper interconnect metallization lines and conductive vias being isolated from each other by a porous dielectric material; and

a plurality of supporting stubs, each of the plurality of supporting stubs configured to form a supporting column that extends through the plurality of interconnect levels of the semiconductor device.

B² 7. (Amended) A semiconductor device as recited in claim 6, wherein the plurality of supporting stubs is not electrically interconnected to the plurality of copper interconnect metallization lines and conductive vias.

8. A semiconductor device as recited in claim 6, further comprising:
a passivation layer defined over a topmost layer of the copper interconnect metallization lines and conductive vias.

B³ 22. (New) A semiconductor device, comprising:
a substrate having transistor devices;
a plurality of copper interconnect metallization lines and conductive vias defined in each of a plurality of interconnect levels of the semiconductor device, the plurality of copper interconnect metallization lines and conductive vias isolated from each other by an air dielectric; and
a plurality of filled supporting stubs, each of the plurality of filled supporting stubs formed from a same contiguous material, each of the plurality of supporting stubs further configured to form a supporting column that extends through the plurality of interconnect levels of the semiconductor device; C